Posts with the tag VHDL:

Many processes: A VHDL state machine pattern

Introducing multi-process FSM in VHDL